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ABSTRACT
A useful nanopower circuit is presented for edge detection 
in integrated vision systems. Based on a compact front-
end of only five MOS devices, this circuit features a 
tunable threshold and discrete output; ideal for interfacing 
to digital electronics. 
1. INTRODUCTION
In next generation vision systems, the traditional 
software-based processing is being transferred to the 
front-end as custom in-built hardware. This provides the 
advantage of real-time operation; a necessity in many 
vision applications. This processing includes tasks such as 
edge detection [1], contrast enhancement and localised 
automatic gain control [2]. For these tasks to be realised in 
hardware; the circuits must fulfil three criteria; ultra-low 
power consumption, optimised circuit simplicity and 
robustness. These are all crucial for these circuits require 
to be implemented in every pixel, as illustrated in the 
organisation shown in Fig. 1.
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Fig. 1 Typical organisation of a first-order pixel-level edge 
detection architecture. 
In this paper a circuit block based on an unconventionally 
biased differential pair is presented for the task of real-
time edge detection. The circuit core is based on only five 
devices; all biased in weak inversion for nano-power 
operation. Furthermore, quantitative analysis of 
subthreshold matching confirms reliable and robust 
operation of this circuit block. 
2. CIRCUIT DESCRIPTION 
The schematic shown in Fig. 2 illustrates two 
neighbouring pixels with interconnected edge detection 
circuitry. Included are the photodetector circuits (one 
required per pixel,) the edge detection circuit (shaded in 
grey,) and the bias current generator and copying circuits. 
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Fig. 2 Circuit schematic of the micropower discrete edge 
detector; the shaded area representing the devices repeated 
per edge detection element. 
Devices D1, Q1 and D2, Q2 form the continuous-time 
logarithmic photodetector circuits for the two 
neighbouring pixels. The photocurrents I1 and I2 develop 
logarithmically related voltages (V1 and V2) across the 
diode-connected devices (Q1 and Q2 respectively.) This 
differential voltage (V1, V2) is connected to the PMOS 
differential pair (Q5 and Q6) sourced by the current I4
(mirrored from the bias current; Ibias.) The differential pair 
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tail currents are sunk via the current mirror (Q7, Q8 and 
Q9) which is controlled by the tuning current; Itune.
The operation is as follows: 
? Ibias is chosen to be the same order of magnitude 
as the minimum value of photocurrents I1 and I2
in order to ensure devices Q4, Q5 and Q6 are in 
saturation and operating in weak inversion.
? Itune is adjusted to lie in between Ibias/2 and Ibias
and sets the allowed tolerance before indicating 
an edge and flagging it up. This will set the gate-
source voltages of devices Q8 and Q9. This 
voltage will in turn determine the maximum 
current that can be sunk from the drains of Q8 
and Q9 (Id8max and Id9max respectively). Assuming 
devices Q5 and Q6 are ideally matched, this 
circuit operates in one of two states:
1. V1=V2: Since Ibias/2 < Itune < Ibias then I5 <
Id8max causing device Q8 to be in the ohmic 
region. This in turn will cause V5 to sit 
barely above ground and similarly Q9, I6 and 
V6 will behave in the same way. As a result 
of V5 and V6 both being low, Vout will also 
output low indicating there is no edge.
2. V1?V2: For example, if V1 < V2 such that 
I5=Id8max then device Q8 is in saturation and 
V5 rises to just below Vdd. However I6<Id9max
so device Q9 is still in the ohmic region, 
keeping V6 low. This will result in Vout
outputting high indicating there is an edge.
3. CIRCUIT ANALYSIS 
A general expression describing the basic operation of the 
MOS transistor in the weak inversion region is: 
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Assuming devices Q5 and Q6 are operating in saturation, 
the following expression can be derived, expressing the 
output current (differential.) 
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This can be split as to provide the single-ended tail current 
expressions. 
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From (2,) the large and small signal transconductance of 
the differential pair can be derived [3]. 
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Expression (5) can be used to express the range of values 
for which the circuit will flag an edge detected. 
? ?? ? 021 ???? VVVGI ERRmtune   (7) 
Where VERR is the error term expressing the total 
mismatch error in the differential pair as an input referred 
voltage. 
4. MATCHING
An instrumental design issue for ensuring circuits 
operating in weak inversion will work is device matching. 
The device mismatch arises from process parameter 
variations mainly in gate oxide thickness and doping 
concentrations, resulting in device threshold voltage and 
drain current variations. Since the gm/I ratio is at a 
maximum for devices operating in weak inversion, this 
signifies that subthreshold circuits are those most affected 
by device mismatch [4]. Therefore for robust high 
performance circuits with good manufacturing yields; the 
micropower designer must not rely on absolute model 
parameters but rather on good matching between 
identically designed and carefully laid out devices. For 
example, in device pairs closely separated, the threshold 
voltage mismatch dependence on the active area [5] is 
given by the following expression: 
o
vt
th C
LW
A
V ?
?
???  (8) 
Where: ??Vth is the standard deviation in threshold 
voltage, W x L is the device active area and Avt and Co are 
fit constants. Simulating using a threshold voltage spread 
of (Vth±2??Vth) covers 96% of mismatch deviations and 
therefore gives a good indication of mismatch related 
performance variations in addition to circuit robustness. 
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Device Pair 
[Separation] 
WL 2??Vth
(mV)
Local error 
(%Current) 
Input ref. err. 
(??Vin/mV)
Effect of mismatch 
9 2.462 6.80 1.055 
25 1.456 4.41 0.625
Q1, Q2 
[S=100µm] 
100 0.700 2.30 0.301 
Fixed pattern noise (FPN) will 
cascade to other blocks. 
9 1.904 5.67 3.960 
25 1.298 4.76 3.010 
Q3, Q4
[S=10µm] 
100 0.842 3.85 1.706
Variation in tunability amongst 
identical blocks. 
9 1.904 1.77 0.816
25 1.298 1.66 0.557 
Q5, Q6
[S=10µm] 
100 0.842 0.77 0.361 
Asymmetric operation, i.e. non-
linear distortion. 
9 2.830 9.09 3.894 
25 1.780 5.26 2.029
Q7, Q8, Q9
[S=10µm] 
100 1.026 2.74 0.978
Variation in tunability amongst 
identical blocks. 
Table 1 Simulation data for critically matched device groups with corresponding mismatch errors for various sizes; providing 
both local and input referred error. Assuming devices are of equal areas with Ibias=5nA and Itune=3nA. The shaded entries 
represent the selected device dimensions to be used. 
5. DESIGN TARGETS 
The target design specifications for the nano-power 
tunable edge-detection cell are listed in table 2. 
Sub-block Log Pixel Edge Detector Current 
Copiers 
Device count 2 large area 5 large area 
6 digital 
2 large area
Active area 
(µm2)
1000 276 50 
Mismatch 
error (max.) 
4.21% 2.35% 6.82% 
Current 
consumption  
(per unit cell) 
Typically 
10nA
5nA 7.5nA 
Power 
consumption 
(per unit cell) 
18nW 9nW 13.5nW 
Power 
consumption 
(n x m 
matrix)
18nW*(n)(m) 9nW*(n-1)m + 
9nW*(m-1)n 
13.5nW*n 
Table 2 Target hardware design specifications for edge-
detector cell 
6. SIMULATIONS
This circuit was simulated using the Spectre simulator 
under the Cadence IC design environment with foundry 
supplied models for a standard 0.18um CMOS process. 
Figure 3 illustrates the tunability of this circuit, i.e. for 
different values of Itune, by plotting the output voltage 
(Vout) versus the differential input voltage (V1-V2.) Since 
V1 and V2 are logarithmic compressions of photocurrents 
I1 and I2, the differential input voltage (V1-V2) represents 
the ratio of the photocurrents (I1/I2.) This is further 
illustrated in Figure 4, showing the operating regions for 
Vout=low and Vout=high. 
Fig. 3 Simulation results of output voltage (Vout) plotted 
against input differential voltage (V1-V2) for different values 
of Itune; illustrating the tunable sensitivity. Assuming 
perfectly matched devices with Ibias=5nA. 
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Fig 4. Simulation results showing the photocurrent ratio 
(I1/I2.) versus the tuning current illustrating the operating 
regions for Vout=low (no edge) and Vout=high (edge.) 
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The device pairs (or groups) requiring to be well-matched 
in the presented circuit are listed in Table 1, including 
simulated results for different device sizes and their 
corresponding mismatch errors. 
7. CONCLUSION
Presented is an elegant circuit cell for implementing a 
core processing task; edge detection in early vision 
systems. This technique not only offers a reduced circuit 
complexity to alternative methods but also the versatility 
of being able to dynamically tune the sensitivity. Using 
careful layout techniques, device mismatch has been kept 
to the critical minimum to guarantee both robustness and 
high manufacturing yield. As edge-detection is a fuzzy 
computation, for example this is to be used to determine 
boundaries of biological cells [6]; any mismatch will 
usually translate to a shifting of the edge by a pixel or 
two. Most importantly, having been designed to operate 
from a 1.8v supply requiring only 7nA current, the total 
power consumption per block is under 13 nano-watts!  
8. ACKNOWLEDGEMENTS
The authors wish to acknowledge the Basic Technology 
grant (UKRC GR/R87642/02) and the AMx technology 
grant (EPSRC GR/R96583/01,) in addition to Toumaz 
Technology Limited for sponsoring this research. 
9. REFERENCES
[1] M. D. Rowley, J. G. Harris, “A comparison of three one-
dimensional edge detection architectures for analog VLSI 
vision systems,” IEEE ISCAS’97, Proceedings of, Vol. 3, 
pp. 1840-1843, 1997. 
[2] T. Delbruck, C. A. Mead, “Analog VLSI adaptive 
logarithmic wide-dynamic-range photoreceptor,” IEEE 
ISCAS’94, Proceedings of, pp. 339-342, 1994. 
[3] J. Georgiou “Micropower Electronics for Neural 
Prosthetics,” PhD Thesis, Imperial College London, UK, 
2002.
[4] A. Papasovic, A. G. Andreou, C. R. Westgate, 
“Characterisation of Subthreshold MOS Mismatch in 
Transistors for VLSI Systems,” Analog IC’s & Signal 
Processing, Proceedings of, 6, pp. 75-85, 1994. 
[5] K. R. Lakshmikumar, R. Hadaway, M Copeland, 
“Characterization and modelling of mismatch in MOS 
transistors for precision analog design,” IEEE Journal of 
Solid-state circuits, Vol. SC-21, pp. 1057-1066, Dec. 1986. 
[6] T. G. Constandinou, T. S. Lande, C. Toumazou, “Bio-
pulsating architecture for object-based processing in next 
generation vision systems,” IEE Electronics Letters, Vol. 
39, No. 16, pp. 1169-1170, 2003. 
I - 452
á à
